Podcast Atlas
concept Updated 2026-08-05 Tags: Semiconductors, Architecture, Eda, Packaging

Cell-to-Cell Logic Stacking

Cell-to-Cell Logic Stacking is the ambitious form of logic folding discussed in 华为的「韬定律」，是创新还是噱头？｜ Bonus. In Zhang Haijun / 张海军’s explanation, it differs from ordinary die-to-die Semiconductor 3D Stacking because the vertical relationship between logic cells would have to be considered at the beginning of chip design, not added only as a packaging step after separate dies are complete.

The concept matters to Tau Law because it is one route for reducing signal distance and system time without relying only on smaller lithography nodes. The source treats it as a plausible but unproven path: no public shipped product is identified as using full cell-to-cell stacking, and the route would require new [[ElectronicDesignAutomation|EDA]] tools, process support, packaging methods, verification flows, and later proof in cost, yield, power, and scale.

Key Claims

  • The core design idea is to shorten important logic paths by moving connections vertically instead of only routing them across a two-dimensional layout.
  • It is narrower than “3D stacking” in general; HBM, CoWoS-style packaging, and cache stacking are related but not the same as cell-level logic folding.
  • [[ElectronicDesignAutomation|EDA]] is a gating layer because designers need tools that can place, route, verify, and optimize logic cells in a three-dimensional design space.
  • The source interprets Huawei’s “381 chips” claim as methodology evidence, not proof that every listed chip uses cell-to-cell stacking.
  • The route could support Constraint Driven Engineering Strategy under process-node limits, but only if it survives engineering validation and production economics.

Connections